Abstract. The realization of defined dislocation networks by hydrophobic wafer bonding allows the characterization of electrical properties of individual dislocations. The present paper describes the fabrication and characterization of SOI MOFSETs with various dislocations densities in the Si channel. The aim was to investigate the electrical properties in samples containing only 6 dislocations. A drain current of I D > 1x10 -2 A induced by a single dislocation was determined by data extrapolation from current measurements in combination with previously analyzed samples containing a varying dislocation density.
Introduction
Dislocations in silicon have been extensively studied for more than 50 years. For instance, electron microscopy was applied to investigate the structure of individual dislocations, interactions, and the dynamic behavior of dislocations. The weak-beam method of electron microscopy evolved in the early 1970s [1, 2] demonstrated the dissociation of perfect dislocation into partial dislocations [3] . Modern high-resolution electron microscopy (HREM) and high-angle annular dark field (HAADF) imaging allow a new insight into the atomic structure of individual dislocations and grain boundaries [4] [5] [6] . The strain field around individual defects was recently analyzed by using special techniques such as geometric phase analysis (GPA) or peak-pairs analysis (PPA) of high-resolution structure images [7] [8] [9] , or nano-beam electron diffraction (NBD) [10] .
The electronic and optical properties of dislocations were studied by numerous analytical techniques such as the Hall effect, electron paramagnetic resonance (EPR), deep level transient spectroscopy (DLTS), photoluminescence, and electron beam induced current (EBIC) [4, [11] [12] [13] [14] . Most of these studies used plastically deformed silicon in order to achieve defined dislocation arrangements and a high density of dislocations to attain the detection limit. Plastic deformation, however, result also in a large number of point defects and defect reactions making it sometimes difficult to interpret experimental data [11] . In order to avoid interactions between dislocations or between dislocations and other defects, methods are required allowing the realization and analyses of only a few dislocations or, in the ideal case, of an individual dislocation. A method to realize defined dislocation arrangements in a reproducible way is semiconductor wafer direct bonding (SWDB) originally developed to produce silicon on insulator (SOI) substrates and three-dimensional micro-electromechanical systems (MEMS) [15] . If two wafers are joined together without any interface layers, a two-dimensional dislocation network is obtained analogous to early experiments on bicrystals [16] . For bicrystals a Czochralski growth process is required allowing only the formation of specific grain boundaries such as Σ = 9 (rotation 38°56´17´´, boundary plane (122), common [011] axis), Σ = 13 (rotation 26°37´12´´, (1) for the screw dislocation network. On the other hand, the relation between dislocation distance and tilt angle of the network formed by 60°-dislocations follows as (2) In both equations a represents the lattice constant (a = 0.543 nm for Si) and α twist and α tilt are the angles of misorientation of the twist and tilt components, respectively.
Both dislocation fractions were investigated for hydrophobic wafers bonded under environmental conditions [22] [23] [24] [25] and under ultra-high vacuum (UHV) conditions [26, 27] . There are different observations for wafer pairs bonded under UHV conditions. Some reports present dislocation networks already after bonding at room temperature [28] , while dislocation networks are observed by other authors only after a subsequent annealing above 800°C [27] . The reason probably is that the boundary is unrelaxed after bonding at room temperature, while relaxation occurs for energetic reasons only at higher temperatures [29] . Numerous investigations on (100)/(100) bonded wafer pairs showed that there are no differences in the structure of the interfacial dislocation networks produced by bonding under UHV and environmental conditions. Differences are only obtained in the dislocation spacing (caused by the different twist angles) and in the types of interaction between screw dislocations and 60°-dislocations (caused by different twist and tilt angles as well as different annealing processes). An almost undisturbed mesh of the screw dislocations exists on {100}-terraces while at steps on the surface (characterized by the 60°-dislocations) interactions between both dislocations portions are found. Different interactions were discussed for hydrophobic bonded wafers [30] and grain boundaries in sintered silicon [31] . Dislocation reactions modify the existing dislocation network especially at very low twist and tilt angles ( tilt α ≅ twist α < 0.1°) where the mesh size of the screw dislocation network reaches the same values as the distance of the 60°-dislocations. At tilt α ≅ twist α ≅ 0.07° dislocation networks with hexagonal meshes appear [25] . Twist and tilt angles below 0.1° can be realized experimentally only by aligned wafer bonding allowing the control of the twist angle down to twist α = ± 0.005° [24, 32] . At twist α ≤ 0.001° dislocation networks were not observed. Instead, segments of individual dislocations of different geometries were found. Straight segments of screw dislocations are observed first, whileprobably at lower angles -loops of various geometries are dominant [24] .
Properties of dislocations in bonded interfaces
Dislocations in the interface of bonded wafers possess numerous remarkable properties which may be used for different applications [33, 34] . The electrical properties of bonded hydrophobic silicon wafers were studied for the first time by Bengtsson et al. [35] . The measurement of the capacitance-voltage (CV) characteristics on bonded unipolar wafers were interpreted on the assumption of two distributions of interface states, one of acceptors and one of donors, causing a potential barrier at the bonded interface. The origin of the interface states was assumed to be impurities and crystal defects. More recent analyses by EBIC proved barrier heights generally smaller than 100 meV for different types of bonded hydrophobic wafers [36] . The concentration of deep levels along the interface was determined to be a few 10 5 per cm. Low concentrations of deep levels at the interface are also the reason for low dark currents, an improved CV-characteristics, and fast rise times of pin-diodes prepared on bonded hydrophobic wafers [37] .
The luminescence properties of dislocation networks were also studied. Figure 2 shows the luminescence spectra of different bonded samples. The spectra are obtained from samples having different misorientation. Detailed photoluminescence and cathodoluminescence measurements provide direct evidence that the wavelength of light emitted from the dislocation network could be tailored to some extent by misorientation of the wafers during the bonding procedure. D1 or D3 lines have the largest intensity in the spectra due to the variation of the twist angle from 8.2° to 9°. Thus the luminescence spectrum can be tailored by the misorientation angles in a controlled manner and the dominance of either D1 or D3 radiation can be attained. Furthermore, in some special cases the D1 emission could completely dominate the spectrum, even at room temperature (RT) [33] .
An external bias voltage applied across the bonded interface can significantly enhance the luminescence intensity from the bonded interface. The reason for this effect can be that, on the one hand, the external bias could reduce the potential barrier at one side of the bonded interface and therefore increase the occupancy of dislocation related states responsible for the D-lines; on the other hand, the bias could change the distribution of minority carriers close to the bonded interface. This results in the variation of carrier recombination velocity at the bonded interface and in relevant variation of luminescence. The application of the proper external bias voltage enhances the total luminescence at any excitation level, but the enhancement is more pronounced for lower excitation conditions. A maximum enhancement factor of 130 was achieved.
Analyses of individual dislocations
The study of individual dislocations or only of a small number of dislocations is an important issue because all of the interactions between defects can be eliminated. This results in more precise data Diodes and metal-oxide-semiconductor field-effect transistors (MOSFETs) were prepared on such bonded wafers. In order to avoid the effect of the bulk material, dislocation networks were realized in SOI wafers having only a thin device layer. The substrates were prepared by hydrophobic wafer bonding of commercially available SOI wafers having the following specification of the silicon device layer: CZ-grown silicon, 150 mm diameter, p-type, resistivity ρ = 13.5 -22.5 Ωcm, <100>-orientation, thickness of the buried oxide (BOX) layer was 60nm or 1000 nm. The final device layer thicknesses of 15 nm and 40 nm were obtained by thinning down the initially 260 nm or 600 nm thick layers, respectively, by thermal oxidation. After dipping in diluted HF the wafers were immediately bonded under hydrophobic conditions in an atmospheric environment. Various twist angles between 0.01° < α twist < 0.65° were realized. The bonded wafer pairs were annealed at 1050°C for 4 hours in nitrogen. Finally one of the handle wafers was removed by a combination of mechanical grinding and chemical etching (spin etching) followed by chemical etching of the oxide layer. This process results in SOI wafers having 2-dimensional dislocation networks in their thin device layers ( figure 3) .
SOI MOSFETs were prepared on such substrates using lithographic techniques and dry reactive ion etching (RIE). The channel region was defined first. Because dislocations are parallel to <110>-directions in Si, they are parallel to the channel. In order to study the effect of the dislocation density, channel width and length, respectively, are varied between 1 µm and 10 µm. Source and drain contacts were formed by As + implantation (5 keV, 1·10 15 cm -2 ) combined with a RTA step (950°C, 60 sec.). A thin gate oxide of about 6 nm was formed by thermal oxidation. The device gates were prepared by low-pressure chemical vapour deposition (LP-CVD) of polycrystalline silicon (100 nm thick) followed by As + implantation (30 keV, 1·10 15 cm -2 ) and a RTA step (950°C, 60 sec). Finally, contacts were formed by Al deposition and annealing at 420°C for 30 minutes in hydrogen. Figure 4 shows the conductance of dislocation layers by measuring MOSFETs at gate voltages V G = 0V. A characteristic increase of the current I is obtained for devices containing dislocations compared to a reference sample prepared on a SOI wafer with the same device layer thickness (40 nm). The current increase depends on the dislocation density and probably on the type of the dislocation. The reason is that dislocations form channels of higher conductance in the silicon layer resulting in a higher carrier concentration in the channel [38] but increase also the effective carrier mobility which is consistent with quasi-ballistic transport along dislocations [39] . From figure 4, we can see that the carriers transported through dislocations are electrons [40] . Furthermore, it can be also seen from the figure that the current increases as the number of dislocations decreases. The highest current is obtained if only 30 dislocations are present. The I-V characteristics of nMOSFETs with and without a dislocation network in the channel are shown in figure 5 . The thickness of the device layer was about 80 nm. The channel length was 1 µm. Typical output and transfer characteristics are obtained for the reference sample without a dislocation network in the device layer ( figure 5 a,b) . The devices are characterized by a sub-threshold slope S = 100 mV/dec. and a threshold voltage V T = -150 mV. The output and transfer characteristics of a device with a dislocation network in the channel are shown in figures 5c and 5d. It can be seen that higher drain currents (I D ) are measured at the same gate (V G ) and drain (V D ) voltages, compared to the devices without a dislocation network. The increase of the drain current even at very low gate voltages 4.0x10 -6 6.0x10 -6 8.0x10 is about one order of magnitude. Similar results were also obtained by other authors [38] and are ascribed to the presence of dislocations. The relatively high source-drain current even at V G = 0V, in contrast to the reference sample, indicates the presence of charged carriers on the dislocations.
The analysis of the device data clearly proved that the number of dislocations in the channel characteristically affects the device parameter. Indications are found by measurements on devices prepared on wafers having dislocation networks with different dislocation density. As described above, such networks are realized by varying the twist angle during the wafer bonding process. Besides devices prepared on a dislocation network with α twist = 0.31° (resulting in a dislocation Besides I D also the threshold voltage (V T ) and the sub-threshold swing of the MOSFETs dependent on the dislocation density. Increasing the number of dislocations by a factor of 10, by increasing the channel width from 1µm to 10 µm, results in a decrease of V T from about -400 mV down to -150 mV. An explanation could be the dependence of V T and the sub-threshold voltage shift (∆V T ) on the effective channel length for MOSFETs [41] . Decreasing the effective channel length results in an increase of ∆V T . If dislocations are present in the channel, the effective channel length is defined by the number of dislocations as the effective transport channels. Therefore, reducing the number of dislocations in the channel results in an increase of V T and ∆V T .
On the other hand, the sub-threshold slope increases as the dislocation density increases. An analogous increase of the sub-threshold swing is generally interpreted as a thickness effect of the device layer for short channel SOI-MOSFETs and is caused by an inhomogeneous electron concentration in the layer [42] .
Measurements on MOSFETs prepared on wafers with different dislocation networks proved a dependence of the drain current on the dislocation density ( figure 6 ). The figure clearly shows that the current depends only on the number of dislocations where the current increases as the number of dislocations decreases. Because the data were measured on different wafers prepared in different experimental runs, impurities on the dislocations would modify the results. Fitting the data allows to extrapolate the current given by one dislocation of more than 10 -2 A. This corresponds to a current density of more than 100 A/cm. Further measurements are required to confirm this result. The analysis of the structure and properties of dislocations is a fundamental issue in materials science. Most of the hitherto existing investigations used dislocation arrangements having a high density of dislocations. In order to avoid interactions between dislocations or between dislocations and other defects, methods are required allowing the realization and analyses of only a few dislocations or, in the ideal case, of an individual dislocation. A method to realize defined arrangements in a reproducible way is hydrophobic wafer bonding. Two-dimensional dislocation networks are produced if two wafers are bonded. The length and distance of the dislocations in a network is defined by the mesh size and can be up to several micrometers. Combining wafer bonding with pattern formation techniques (photolithography and dry etching), devices were realized allowing the measurement of the electrical characteristic of only a few dislocations.
Conclusions
The presented data clearly show an indirect behaviour of the drain current on the number of dislocations in the channel. The fact that the highest current is obtained if only a few dislocations are present allows the conclusion that electrically active centres in the dislocation core of the straight dislocation segments are responsible for the electron transport while dislocation nodes and dislocation segments oriented orthogonal to the channel direction act as "scattering centres" and reduce the carrier transport.
